technicalsymposium

Free E-Mail Alerts

Arm,Bangalore Hiring Freshers-Graduate Engineer.

Arm,Bangalore Hiring Freshers-Graduate Engineer.

Job ID #: 11468

Job Category: Hardware Engineering

Employment Type: Experienced Professionals

Division: Physical Design

Department: Physical Design - Engineering

Job Description

Role Purpose

The Physical IP Division inside ARM creates Physical IPs of various types like Standard Cells, Memory, and Interface which are extensively used by thousands of IC designers around the world to design leading edge chips. We are currently marketing and developing solutions from 180nm to 10nm and research work on 7nm solutions is happening at various ARM design centres worldwide.

A dedicated team of experienced professionals in software, methodology and flow development aids this process of creating Physical IPs for leading edge chips. Forming part of the ARM Physical IP Division, the Modelling and Methodologies Group develops Front end models for Standard Cells, Memory and Interface physical IP as well as creates methodologies to validate the physical IP. The front end model development involves creation of Simulation, ATPG, Low Power views which gets used during SoC IP validation. The group also focuses on developing methodologies like Correlation, Simulation, Synthesis, DFT, ATPG, Logic Equivalence, Place and Route etc. that makes the IP robust and high quality while reducing the cost with improved efficiency.

Role & Responsibilities

Modelling

The candidate’s responsibility includes development, validation and maintenance of the Verilog simulation models for physical IP. Along with that candidate would have complete ownership of the DFT and ATPG models that are used in SoC flow. The role offers a potent opportunity to interact with accomplished circuit designers worldwide for design of best in class Physical IPs on the latest technologies nodes like 16nm, 10nm, 7nm etc. Candidate would serve as interface between the engineering teams, external customers and the third party EDA vendors to track resolution of issues associated with front end validation tools like Functional simulators, LEC, ATPG, STA etc.

IP Validation

The candidate would be involved in defining/updating the methodology for validation of Physical IPs, understanding the requirements of circuit designers spanning across multiple ARM sites worldwide. He is expected to work closely with software team for the implementation and validation of the flows in order to create most efficient and high quality solutions for the users. The candidate would be provided opportunity to develop his skill sets to develop his expertise in front end or back end flows. He is expected to be proactive in supporting the flows developed by the design automation team.

Job Requirements

Qualification & Experience

Bachelors or Master’s Degree in Electronics Engineering or equivalent

0-1 years of engineering experience in Verilog modelling and verification

Characteristics & Requirements

Quick learner, good problem solving and debugging skills

Willingness to be flexible and accept new challenges

Capable of working as a team player or independently

Good analytical and reasoning skills

Enthusiastic and self-motivated

Good communication skills

Essential Technical Experience

Good understanding of digital circuits fundamentals and SoC concepts

Working knowledge of scripting tools (TCL, Perl)

Desirable Technical Experience

Experience with Verilog modelling and verification

Experience with Frontend flows like Simulation, Synthesis, ATPG and Logic Equivalence

Benefits

Your particular benefits package will depend on position and type of employment and may be subject to change. Your package will be confirmed on offer of employment. ARM’s benefits program provides permanent employees with the opportunity to stay innovative and healthy, ensure the wellness of their families, and create a positive working environment.

Annual Bonus Plan

Discretionary Cash Award

Contributory Pension

Insurance, Medical, Life & Personal accident

Holiday, 25 days annual leave

Sabbatical, 20 business days every four-year of service

Volunteering, One (1) paid working day each year (TeamARM)

Others, subsidized meal, gym, team and social events

Apply for this Job-Click here to Apply

Source:https://careers.peopleclick.com/careerscp/client_arm/external/jobDetails.do?functionName=getJobDetail&jobPostId=34181&localeCode=en-us&source=technicalsymposium.com

Free Projects
Java Projects
Engineering Projects
Science Projects
C/C++/.NET/Oracle Projects
Wipro Placement Papers
TCS Placement Papers
Infosys Placement Papers
Syntel Placement Papers
I-Gate Placement Papers
Free Projects
Java Projects
Engineering Projects
Science Projects
C/C++/.NET/Oracle Projects
Java Projects
Engineering Projects
Science Projects

Hosting by Yahoo!

About-Us    Contact-Us    Site-map

©copyright All rights are reserved to technicalsymposium.com